



To you who are reading, hello!

My name is Beatrice Occhiena and I am a student of Artificial Intelligence.

Since I study so many different subjects on my own, I tend to rely a lot on all the resources I find on the web 🌐. Whenever I do some research online to learn something new, I always feel very lucky, because I find so much free material carefully crafted by other people from all over the world. So I too decided to make my own small contribution ✨.

Over the months I have put a lot of care into the creation of these notes 📝. And although I know that they may be incomplete and imperfect in some places, I would like to make them available to you — in the hope that they may help even one student in the exam preparation.

I firmly believe in collaboration and mutual support between students 🤝. Furthermore, in the future I would love to be involved in research and education, so this is a first opportunity for me to showcase my work.

That said, I wish you all the best for this exam! Take these words as a small gesture of encouragement. Even though we don't know each other, I still want to cheer you on! Do your best and don't forget to have as much fun as possible studying this subject 🤞.

— *Contact me!* —


📷 [beatrice.occhiena](#)

✉️ beatrice.occhiena@live.it


• PART 1: LandTiger Baseboard

RESOURCES

- 1) USER-MANUAL
 - 2) SCHEMATIC
 - 3) MANUAL
-  reg
 functionalities
 ...
 PIN CONNECTIONS
 components



JUMPERS





short lenght of conductor


⇒ CLOSE - OPEN circuits on el. boards.

⇒ EN-DISABLE functions

GPIO = 'General Purpose Input - Output'



LPC_PINCON → PINSELX




0 = P0.0 ... P0.15
1 = P0.16 ... P0.31
2 = P1.0 ... P1.15
3 = P1.16 ... P1.31
4 = P2.0 ... P2.15
5 = P2.16 ... P2.31

4 OPERATING MODES:

GPIO 00 → LEDS (EINT...)
ADC1 01 → BUTTONS
ADC2 10
ADC3 11


LPC_GPIO_n → FIODIR

n = group n



DIRECTIONED
AS input 0 → BUTTONS
OR output 1 → LEDS

LEDS




• Used in mode GPIO-output

Functions




LED_On(n°led);

_Off(n°led);

_Out(value);



BUTTONS



- Used in mode EINT - input 'External Interrupt'



- They send an IRQ 'Interrupt Request' to the NVIC

Functions

```
EINTX_IRQHandler(void){
```



//when the INTERRUPT is handled

...
my code about what the button controls

```
LPC-SC -> EXTINT &= (1 << X);  
// ↑ To clear the pending interrupt
```

```
}
```

(DE)-Bouncing



- enables a RIT timer of 50ms
- disables the button's INT
- Sets button's pin to GPIO




PRESSED

- read the PIN in mode GPIO
- PIN = 0
- reset RIT
- if down = 1: perform action
- if down > 1: nothing

RELEASED

- disables and resets RIT
- enable the button's INT
- PIN = 1

NVIC - 'Nested Vector Interrupt Controller'




- Interrupt** →
- * **ERROR / ALARM conditions**
LOW POWER!
 - * **I-O DEVICE synchro**
PRESSED BUTTON
 - * **PERIODIC**
timer TIME-OUT 10s
 - * **DATA ACQUISITION**
ADC ready
 - * **CPU EVENTS**

Functions

`NVIC_EnableIRQ (EINTX-IRQn);`
`Disable IRQ`

`NVIC_SetPriority (EINTX-IRQn, 1);`



Priority

↑

-2
-1
0
1
2
3

E Enabled (1) - Dis (0)
P Pending
A In execution


INT₁ (P=2)

E	P	A	State
1	0	1	⇒ in execution
1	1	0	⇒ waiting

INT₁ (P=2)


E	P	A	State
1	0	1	⇒ stopped
1	0	1	⇒ in execution

CLOCK / OSCILLATORS



CLK (1 MHz ↔ 25 MHz)


- 1) System clock (xtal 12 MHz)
- 2) RealTime clock RTC
- 3) Ethernet clock (4 MHz)
- 4) Debugger interface clock



SystemInit(); ← Configuration in here
with register LPC_SC → ...

POWER CONTROL

OB: reduce dynamic power consumption




⊕

PERIPHERAL POWER CONTROL

to TURN OFF CLK for individual peripherals

↳ if not in use

reg: PCON




- 00 = (deep) sleep
- 01 = power down
- reserved
- 11 = deep power down

set after the execution of

— ASM("wfi");


assembly in-line command
"Wait For Interrupt"

reg: SC



"System Control"

reg: PCONP



each BIT controls 1 peripheral

Some PERIPHERALS are SHUT DOWN (0) by DEFAULT






⇒ I must activate them! (1)



The SIMULATOR cannot see this problem, but the BOARD crashes!

TIMERS

- wait X-seconds
- perform regular operations



clk

$$\text{Count} = \text{time[s]} \cdot \text{freq}_{\text{clk}} \left[\frac{1}{\text{s}} \right]$$


CORE DEVICES
at 100 MHz
OB: wait 10ms

COUNT =
0x000F4240

PERIPHERALS
at 25 MHz
OB: wait 10s

COUNT =
0x0EE6B280

Registers



TIME LIMITS

- HW - CASCADE
- HW - PRESCALER
- SW - counting n° interrupts

$$\text{Count} = \text{time[s]} \cdot \frac{\text{freq}_{\text{clk}} \left[\frac{1}{\text{s}} \right]}{(PR + 1)}$$

Functions


- init_timer(num, count);
- enable_timer(num);
- disable
- reset

prescaler, MRn, SRI func
in HEXADECIMAL

- TIMERX_IRQ_Handler()

... code for handling
LPC_TIMX → IR = 1;
clear interrupt flag

JOYSTICK



- NOT INTERRUPT
⇒ polling with RiT
init & enable in sample.c
- HW MANAGEMENT of DEBOUNCING

GPIO pins "OUTPUT"



P1.25	select ≡ PRESSED
P1.26	down
P1.27	left
P1.28	right
P1.29	up

can be activated simultaneously (e.g. UP-LEFT)

PROBING in RiT_IRQHandler()

```
if((LPC_GPIO1 -> FIOPIN & (1<<25)) == 0){
    // if JOYSTICK PRESSED
    ---
}
```


Potentiometer (input for ADC)






```

ADC_init() {
  * input pin selection
  (1 << 5) = AD0.5
  * clock selection
  (4 << 8) = 5 MHz
  * enable ADC
  (1 << 24)
}


ADC_start_conversion() {
  * Start converting
  (1 << 24)
}
  
```



Speakers (output for DAC)




Sampled sin function





`uint16_t SinTable[45] = {410, 467, 523, ..., 0, 6, 20, ..., 353}`

- * Amplitude = VOLUME
- * Frequency = NOTE (A = 440 Hz)


• PART 2 : A bit of theory










MIPS R4000

8-stage pipeline







BRANCH PREDICTION

why



pipeline performance



- 1 → PREDICT TAKEN $\otimes 34\%$
- 2 → PREDICT on DIRECTION
 - back → loop: `++ TAKEN`
 - forw → not_A: `++ UNTAKEN`
- 3 → PREDICT on PROFILE
 - run: `[ ]` ⇒ `STATS` ⇒ predictions

other static techniques

- DELAY SLOT
- RESCHEDULING

STATIC

HANDLED

SW COMPILER

ANALYSIS
Code: `[ ]`

Code: `[ ]`


HW

RESPONSE

DYNAMIC


BHT

"Branch History Table"



F D E H W


CORRELATING PREDICTORS (m,n)



F D E H W

BTB

"Branch-Target Buffer"



F D E H W



DYNAMIC SCHEDULING

problem

DATA DEPENDENCY

div.d F0, F1, F2

add.d F3, F0, F1

Sub.d F6, F4, F5

Sol

POINTLESS WAITING

OB

OUT-OF-ORDER EXECUTION

imprecise exceptions

TOMASULO'S APPROACH

keys

RESERVATION STATIONS

INS waiting for execution

RENAMING

for val not yet available

F0 → div1

INS will wait for the result of div1,


COMMON DATABUS


the result of a INS is available for every INS waiting at the same time

=

Op	V _j	V _k	Q _j	Q _k	A	Busy
div1	val F1	val F2				yes
add1		val F1	div1			yes

pipeline





MULTIPLE-ISSUE PROCESSORS

OB

CPI < 1

1 CC → 2⁺ INS

SUPERSCALAR PROCESSORS

types

STATIC SCHEDULING

MIPS version

in-order execution

LIMITATIONS

fixed issue packets



B\I\I\INT INS
FP INS

- RAW hazards
- BR-DELAY SLOT

x3


DYNAMIC SCHEDULING

≈ TOMASULO



VLIW


"Very Long Ins Word"



1) VERY SIMPLE HW

2) VERY COMPLEX SW



- UNROLLING
- EMPTY SLOTS





GRAPHICS APPLICATIONS

SIGNAL PROCESSING

lots of PARALLEL independent INS




where



parameters


- size
- mapping
- replace algorithm
- mem update med.

MAPPING efficient OB: 9@



IN which LINE ?

REPLACING ALG.




performance

$$t_{ave} = h \cdot C + (1-h) \cdot M$$

CACHE acc time MEM acc time

PRINCIPLE of LOCALITY



MEMORY UPDATE *after WRITE ins*
OB: → RAM

WRITE BACK



when 0 from cache
1 ⇒ RAM update

Cons:

- problems with FAILURES
- INCOHERENCE



VALIDITY BIT ⇒ 0

miss

WRITE THROUGH



BOTH

Prope:

very few
WRITE ins